

A FRACTIONAL-TYPE PHASE-LOCKED LOOP CIRCUIT WITH COMPENSATION OF PHASE ERRORS

PRIORITY CLAIM

[1] This application claims priority from European patent application No.
5 03425157.9, filed March 14, 2003, which is incorporated herein by reference.

TECHNICAL FIELD

[2] An embodiment of the present invention relates to a fractional-type Phase-Locked Loop (PLL) circuit.

BACKGROUND

10 [3] A PLL is a common component of several frequency synthesis systems. The PLL consists of a negative feedback circuit that allows multiplication of the frequency of a reference signal by a selected conversion factor; this results in the generation of a tuneable and stable output signal with the desired frequency.

[4] For this purpose, a frequency divider scales the frequency of the output signal
15 by the conversion factor. The resulting signal is fed back to a phase comparator, which detects a phase difference between the feedback signal and the reference signal; the phase comparator outputs a control current indicative of the phase difference. A loop filter integrates the control current into a corresponding voltage, which controls the frequency of the output signal accordingly. In a lock condition, the
20 frequency of the feedback signal matches the frequency of the reference signal; therefore, the frequency of the output signal will be equal to the reference frequency multiplied by the conversion factor.

[5] A particular architecture (commonly referred to as fractional-N) has become increasingly popular in the last few years, especially in wireless communication
25 applications working at high frequency. In a fractional PLL, the dividing ratio of the frequency divider changes dynamically in the lock condition, so as to provide an average conversion factor equal to a fractional number. This structure allows finer resolution of the output frequency; moreover, the fractional PLL exhibits improved performance in terms of both settling time and phase noise.

[6] Typically, the fractional PLL includes an accumulator that sums an adjusting value (defining a fractional part of the conversion factor) to itself continually. While the content of the accumulator is lower than its capacity (equal to the maximum allowed adjusting value), the frequency of the output signal is divided by an integer part of the conversion factor; whenever the accumulator overflows, the dividing ratio is incremented by one unit.

[7] A problem of the fractional PLLs is that the feedback signal and the reference signal are not instantaneously at the same frequency in the lock condition. The periodicity of this phase error involves spurious signals (or spurs) at low-frequency offsets from a carrier. However, the content of the accumulator represents the current phase error between the feedback signal and the reference signal. Therefore, it is possible to reduce the level of the above-mentioned spurs with a technique also known as phase interpolation. For this purpose, the content of the accumulator is properly scaled and converted into a corresponding current; this current is then used to condition the control current that is injected into the loop filter, in order to have a control voltage always zero in the lock condition.

[8] Operation of the accumulator can also be seen as a modulation of the adjusting value. In fact, the accumulator converts the fractional part of the conversion factor into a sequence of bits; the bits take the value 1 when the accumulator overflows or the value 0 otherwise. Therefore, it is possible to replace the accumulator (working as a first-order modulator) with an equivalent component.

[9] For example, alternative architectures of the fractional PLL are based on a second or higher order sigma-delta modulator or on a multi-bit modulator. In both cases, the pattern of the dividing ratio is better shaped; particularly, the power of the spurs is pushed to higher frequency where the loop filter is more effective.

[10] However, in the proposed architectures the value of the phase error (between the feedback signal and the reference signal) is not available in any accumulator. Therefore, it is not possible to condition the control current directly, in order to compensate the effects of the phase error caused by the modulation of the dividing ratio.

SUMMARY

[11] Briefly, an embodiment of the present invention provides a fractional-type phase-locked loop circuit for synthesising an output signal multiplying a frequency of a reference signal by a fractional conversion factor, the circuit including means for
5 generating a modulation value, means for generating a feedback signal dividing the frequency of the output signal by a dividing ratio, the dividing ratio being modulated according to the modulation value for providing the conversion factor on the average, means for generating a control signal indicative of a phase difference between the reference signal and the feedback signal, means for controlling the frequency of the
10 output signal according to the control signal, and means for compensating a phase error caused by the modulation of the dividing ratio, wherein the means for compensating includes means for calculating an incremental value, indicative of an incremental phase error, according to the conversion factor and the modulation value, means for calculating a correction value accumulating the incremental value,
15 and means for conditioning the control signal according to the correction value.

[12] Moreover, a corresponding synthesising method is also encompassed in an embodiment of the present invention.

BRIEF DESCRIPTION OF THE DRAWINGS

[13] Further features and the advantages of the solution according to the present
20 invention will be made clear by the following description of a preferred embodiment thereof, given purely by way of a non-restrictive indication, with reference to the attached figures, in which:

FIG. 1a shows the functional blocks of a PLL according to an embodiment of the invention,

25 **FIG. 1b** is a simplified time diagram describing operation of the PLL of **FIG. 1a** according to an embodiment of the invention,

FIG. 2 is a schematic block diagram of a control logic of the PLL of **FIG. 1a** according to an embodiment of the invention, and

30 **FIG. 3** depicts a preferred implementation of a servo-DAC used in the PLL of **FIG. 1a** according to an embodiment of the invention.

DETAILED DESCRIPTION

[14] With reference in particular to **FIG. 1a**, a digital PLL **100** of the fractional type is shown. The PLL **100** is used to synthesise an output signal **Vo** with a desired frequency F_o . The output signal **Vo** is obtained by multiplying a frequency F_r of a reference signal **Vr** by a selected conversion factor (consisting of a fractional number defining a channel of operation of the PLL **100**); the reference signal **Vr** is typically generated by a quartz oscillator (not shown in the figure), which provides a stable and accurate time base.

[15] For this purpose, the PLL **100** implements a feedback loop through a multi-modulus divider **105**, which derives a signal **Vb** (having a frequency F_b) from the output signal **Vo**. The multi-modulus divider **105** is controlled by an integer taking a value $x[n]$ at the n -th cycle of the signal **Vb**; the value $x[n]$ is used to modulate a dividing ratio of the block **105** about a nominal value N , which represents an integer component of the conversion factor; The modulation value $x[n]$ is provided by a modulator **110**, usually of a sigma-delta ($\Sigma\Delta$) type, which is clocked by the signal **Vb**. The sigma-delta modulator **110** receives as an input a further external signal K ; the parameter K is an adjusting value consisting of an integer varying from 0 to a modulus M (with the value K/M that represents a fractional component of the conversion factor). The block **105** divides the frequency F_o of the output signal **Vo** by a dividing ratio $N+x[n]$. The signal **Vb** resulting from the division is fed back to a Phase Frequency Detector (PFD) **115**.

[16] The PFD **115** detects a phase difference between the feedback signal **Vb** and the reference signal **Vr** either lower than $\pm 2\pi$ radians or higher than $\pm 2\pi$ radians (commonly referred to as frequency difference). The PFD **115** outputs a phase-indicator up signal S_u and a phase-indicator down signal S_d , which are used to control a charge pump **120**. Typically, the charge pump **120** includes a high-side leg (referred to a power supply voltage $+V_{dd}$) and a low-side leg (referred to ground). The high-side leg consists of a current generator **121h** (providing a current I_h), which is connected in series to an electronic switch **122h**; likewise, the low-side leg consists of a current generator **121l** (providing a current I_l), which is connected in series to an electronic switch **122l**. The switch **122h** and the switch **122l** are controlled by the up-signal S_u and by the down-signal S_d , respectively. The high-

side leg and the low-side leg are connected to each other, and define an output node of the charge pump **120** that supplies a current **I_p** .

[17] A control logic **125**, which is clocked by the feedback signal **V_b** , receives the modulation value $x[n]$ (from the sigma-delta modulator **110**) and the adjusting value K. The control logic **125** outputs an (integer) correction value N_c . A servo Digital-to-Analog Converter (DAC) **130** (clocked by the reference signal **V_r**) converts the correction value N_c into a corresponding current **I_c** . The current **I_c** is used to condition the charge-pump current **I_p** ; for this purpose, the conditioning current **I_c** is provided to the output node of the charge pump **120**.

[18] A resulting control current **$I_{pc}=I_p-I_c$** is injected into a loop filter **135**. The loop filter **135** removes the high frequency components of the control current **I_{pc}** ; the control current **I_{pc}** is then integrated into a corresponding voltage **V_c** every period of the reference signal **V_r** . The control voltage **V_c** drives a Voltage-Controlled Oscillator (VCO) **140**, which provides the output signal **V_o** .

[19] During operation of the PLL **100**, the VCO **140** starts oscillating at a free-run frequency as a consequence of background noise in the circuit. The block **105** divides the frequency F_o of the output signal **V_o** by $N+x[n]$. The dividing ratio oscillates about the nominal value N according to the adjusting value K ; in a fractional cycle consisting of M reference cycles (or a multiple thereof), the dividing ratio has an average value $N^*=N+K/M$.

[20] In an unlock condition (such as during an initial power up or immediately after a channel switching), the frequency F_b of the feedback signal **V_b** is different from the frequency F_r of the reference signal **V_r** . The up-signal S_u is asserted upon detection of a raising edge of the reference signal **V_r** ; in response thereto, the switch **122h** is closed and the current **I_h** is injected into the output node of the charge-pump **120**. Likewise, the down-signal S_d is asserted upon detection of a raising edge of the feedback signal **V_b** ; the switch **122l** is then closed and the current **I_l** is sunk from the output node of the charge-pump **120**. The PFD **115** is reset after a short delay from the assertion of both the signals S_u and S_d (in order to compensate a dead-zone of the charge pump **120**); as a consequence, the switches **122h**, **122l** are opened so as to cut off the corresponding currents **I_h, I_l** . The charge-pump current **I_p** then consists of a series of pulses indicative of the phase difference between the signals **V_b** and

V_r. Particularly, each pulse of the charge-pump current **I_p** has a width proportional to the module of the phase difference; the pulse is positive when the raising edge of the feedback signal **V_b** follows the raising edge of the reference signal **V_r**, or it is negative otherwise.

5 **[21]** The corresponding control voltage **V_c** (disregarding the conditioning current **I_c** for the time being) updates the frequency **F_o** of the output signal **V_o** accordingly (every reference cycle). Particularly, when the feedback frequency **F_b** is lower than the reference frequency **F_r**, the control voltage **V_c** instructs the VCO **140** to increase the output frequency **F_o**; conversely, when the feedback frequency **F_b** is higher than
10 the reference frequency **F_r**, the control voltage **V_c** instructs the VCO **140** to reduce the output frequency **F_o**.

[22] Similar considerations apply to any phase difference between the feedback signal **V_b** and the reference signal **V_r**.

[23] The PLL **100** locks when the average frequency of the feedback signal **V_b**
15 matches the frequency **F_r** of the reference signal **V_r**. In this condition, the frequency **F_o** of the output signal **V_o** is thus equal to $F_r \cdot N^*$ (on the average). Therefore, the PLL **100** delivers an output signal **V_o** with a frequency **F_o** having any desired value that is multiple of the frequency **F_r** of the reference signal **V_r**, according to the conversion factor $N^* = N + K/M$.

20 **[24]** However, in the lock condition the feedback signal **V_b** and the reference signal **V_r** are not instantaneously at the same frequency. Particularly, whenever the dividing ratio of the multi-modulus divider **105** is lower than the conversion factor N^* , the frequency **F_b** of the feedback signal **V_b** will be higher than the frequency **F_r** of the reference signal **V_r**; therefore, their phase difference increases. Conversely,
25 when the dividing ratio of the multi-modulus divider **105** is higher than the conversion factor N^* , the frequency **F_b** of the feedback signal **V_b** will be lower than the frequency **F_r** of the reference signal **V_r**; therefore, their phase difference decreases.

[25] The pattern of a phase error caused by the modulation of the dividing ratio (in the multi-modulus divider **105**) has a periodicity equal to the fractional cycle.

30 Therefore, this phase error involves spurious signals (or spurs) at low-frequency offsets from a carrier **V_o**; the spurs cannot be removed by the loop filter **135**, since

that would require a too-narrow loop bandwidth (with an intolerable increase in a settling time and in a phase noise of the PLL **100**).

[26] The use of the sigma-delta modulator **110** for generating the modulation value $x[n]$ shapes the level of the above-mentioned spurs. In detail, the sigma-delta modulator **110** typically includes a truncator that performs a coarse quantization discarding the least significant bits of its input value. One or more digital filters integrate a quantization error, which is then added to the adjusting value K through a feedback loop. The resulting value is then provided to the truncator. Preferably, the sigma-delta modulator **110** is of a multi-bit type, wherein the modulation value $x[n]$ is represented by two or more bits; for example, in a sigma-delta modulator **110** with a resolution of 2 bits, the modulation value $x[n]$ can take any integer value in the range from -1 to $+2$.

[27] The operations described above result in a stream of modulation values $x[n]$ that represents the fractional channel K/M (over the fractional cycle). The sigma-delta modulator **110** spreads the power of the quantization error over a large band, so that its density in the band of operation of the PLL **100** is reduced. Moreover, each filter shapes the quantization error so that its spectrum is not uniform, thereby pushing the quantization error power out of the band of interest; the degree of shaping is defined by the number of filters (referred to as the order of the sigma-delta modulator **110**). The shaping of the quantization error power is further improved when the sigma-delta modulator **110** is of the multi-bit type. In this way, the out-of-band components of the resulting phase error can be removed by the loop-filter **135**.

[28] However, in the above-described architecture the current value of the phase error (between the feedback signal V_b and the reference signal V_r) is not available in the sigma-delta modulator **110**; apparently, it is then not possible to implement a phase interpolation technique known in the art, in order to compensate the effects of the phase error (as in PLLs including a standard accumulator).

[29] An embodiment of the present invention is based on the intuition that a similar compensation technique can also be applied to different architectures of the PLL, wherein the value of the phase error is not available in any accumulator. The inventors have discovered that an incremental value of the phase error can be predicted (at any reference cycle), according to the current modulation value $x[n]$ and

the parameters defining the selected conversion factor (for example, the nominal value N, the adjusting value K and the modulus M).

[30] In detail, it is possible to demonstrate that when the modulation value $x[n]$ is zero (and then the dividing ratio is N), the multi-modulus divider **105** introduces an

5 incremental phase error equal to $2\pi \frac{K}{MN + K}$ radians; the modulation of the dividing ratio by the sigma-delta modulator **110** (through the modulation value $x[n]$) subtracts $2\pi \frac{Mx[n]}{MN + K}$ radians from the incremental phase error. Therefore, a phase error

$\Delta\Phi[n]$ at the n-th reference cycle can be calculated from the phase error $\Delta\Phi[n-1]$ at the preceding reference cycle according to the following formula:

$$10 \quad \Delta\phi[n] = \Delta\phi[n-1] + 2\pi \left(\frac{K - Mx[n]}{MN + K} \right)$$

Considering that the adjusting value K is negligible with respect to the product MN (for example, K varies from 0 to M=16 and N=1,000), the formula can be approximated by:

$$\Delta\phi[n] = \Delta\phi[n-1] + 2\pi \left(\frac{K - Mx[n]}{MN} \right)$$

15 Every reference cycle, the control logic **125** calculates the correction value N_c (either positive or negative), which represents the phase error defined by the above-mentioned formula (properly scaled). The correction value N_c is converted into the corresponding current I_c , which conditions the charge-pump current I_p accordingly.

[31] Particularly, as shown in the simplified time diagram of **FIG. 1b**, the phase error between the feedback signal V_b and the reference signal V_r results in a series of pulses of the charge-pump current I_p ; each pulse has a width proportional to the phase error (with a constant amplitude). The conditioning current I_c consists of a series of pulses, which are generated in response to the raising edges of the reference signal V_r . Each pulse has a constant width, usually correlated to the

20 period of the reference signal V_r (for example, equal to half a period of the reference signal V_r); conversely, the amplitude of the pulse corresponds to the correction value N_c (with the pulse that is positive or negative according to the sign of the correction

25

value N_c). In an ideal situation, in the lock condition shown in the figure, the area of each pulse of the conditioning current I_c is the same as the area of the corresponding pulse of the charge-pump current I_p ; as a consequence, the control current I_{pc} injected into the loop filter every reference cycle is zero (i.e., the positive area is the same as the negative area).

[32] However, the concepts of an embodiment of the present invention are also applicable when the PLL has another structure or includes equivalent elements; for example, the PFD can be replaced with a mixer or XOR-gates, or the positions of the current generators and of the switches in every leg of the charge pump can be reversed. Similar considerations apply if the PLL works with different operative parameters, if equivalent signals are envisaged, or if the pulses of the conditioning current have a different width or are generated in another way (for example, in response to the raising edges of the feedback signal). Alternatively, the sigma-delta modulator is of a higher order, it has a different resolution, or it is replaced with a generic multi-bit modulator (implementing a plurality of internal loops, so that the current value of the phase error is not available in any accumulator).

[33] A proposed structure of the control logic **125** that implements the above-described formula is shown in **FIG. 2**. Particularly, the control logic **125** includes a multiplier **305** operating on the modulation value $x[n]$ and the modulus M ; the multiplier **305** is typically implemented with a shifter, which moves the bits representing the modulation value $x[n]$ a number of positions corresponding to the bits of the modulus M . For example, when the modulus M is $2^4=16$, the modulation value $x[n]$ is shifted 4 positions. An adder **310** subtracts the value $Mx[n]$ (output by the shifter **305**) from the adjusting value K . A resulting incremental value $K-Mx[n]$ is provided to a first input of an accumulator **315**; a second input of the accumulator **315** is directly connected to its output. A block **320** scales the content of the accumulator **315** ($\sum_n (K - Mx[n])$) according to the value MN . The scaler **320** directly provides the correction value N_c to the servo-DAC; the correction value N_c is represented by a signed binary code having a pre-defined number of bits (for example, 1 bit for the sign and 4 bits for the module).

[34] However, the concepts of an embodiment of the present invention are also applicable when the control logic has another architecture or includes equivalent components. Similar considerations apply if the correction value is always positive or negative (according to the implementation of the modulator), or if the correction value has a different resolution (down to a single bit). Alternatively, the same function of the scaler is performed by the servo-DAC (properly setting its full-scale current).

[35] A further problem that adversely affects operation of the PLL is the non-linearity of the servo-DAC. In fact, the inherent imprecision of the technological processes used to implement the servo-DAC involves an error in the currents assigned to each bit of the correction value N_c . The non-linearity of the servo-DAC causes a folding of the spurs; this results in an increment of their power near the carrier (where the loop-filter is less effective).

[36] In order to overcome the above-mentioned drawbacks, an embodiment of the present invention further proposes different solutions for reducing the effects of the non-linearity in the servo-DAC.

[37] With reference in particular to **FIG. 3**, the servo-DAC **130** includes a decoder **405** receiving the correction value N_c . The decoder **405** converts the binary representation of the correction value N_c into a thermometric code. The thermometric representation of the correction value N_c consists of a number of bits equal to its maximum absolute value (16 in the example at issue); the thermometric bits are of even weight, and each one corresponds to a possible level of the correction value N_c . The correction value N_c is represented setting to 1 all the thermometric bits up to the one corresponding to its module. For example, the correction value $N_c = \pm 9$ is represented by the thermometric bits 0000000111111111.

[38] If the correction value N_c is positive, the thermometric bits representing its module (denoted with p_0 - p_{15}) are provided to a scrambler **410p**. The scrambler **410p** has an input terminal for each thermometric bit p_0 - p_{15} , and an equal number of output terminals each one providing a corresponding scrambled bit sp_0 - sp_{15} . Each input terminal of the scrambler **410p** is selectively connected to an output terminal according to either a random algorithm or a "barrel-shift" algorithm. In the random algorithm, each thermometric bit p_0 - p_{15} is transferred to an output terminal selected in

a pseudo-random way. Conversely, in the barrel-shift algorithm the output terminals receive the thermometric bits p_0 - p_{15} at 1 along a wrap-around circular list; for example, the correction value $N_c=+7$ causes the setting of the scrambled bits sp_0 - sp_6 , the next correction value $N_c=+11$ causes the setting of the scrambled bits sp_7 - sp_{15} , sp_0 - sp_1 , the further next correction value $N_c=+4$ causes the setting of the scrambled bits sp_2 - sp_5 , and so on. Each scrambled bit sp_0 - sp_{15} (from the scrambler **410p**) drives a corresponding single-bit DAC **415p₀-415p₁₅**. The output terminals of all the single-bit DACs **415p₀-415p₁₅** are connected to a common node, so as to inject a current I_{cp} into an output terminal of the servo-DAC **130**.

[39] Conversely, if the correction value N_c is negative the corresponding thermometric bits representing its module (denoted with n_0 - n_{15}) are provided to a further scrambler **410n**. The scrambler **410n** (implementing either the random algorithm or the "barrel-shift" algorithm) outputs corresponding scrambled bits sn_0 - sn_{15} . Each scrambled bit sn_0 - sn_{15} drives a respective single-bit DAC **415n₀-415n₁₅**. The output terminals of all the single-bit DACs **415n₀-415n₁₅** are connected to a common node, so as to sink a current I_{cn} from the output terminal of the servo-DAC **130**.

[40] The conditioning current I_c alternatively corresponds to the current I_{cp} (when the correction value N_c is positive) or to the current I_{cn} (when the correction value N_c is negative). In this way, the conditioning current I_c is generated summing the currents delivered by the single-bit DACs **415p₀-415p₁₅** or **415n₀-415n₁₅**, which exhibit a high linearity. Moreover, when the scramblers **410p**, **410n** implement the random algorithm the single-bit DACs **415p₀-415p₁₅**, **415n₀-415n₁₅** are statistically actuated with an even frequency; conversely, when the scramblers **410p**, **410n** implement the barrel-shift algorithm the single-bit DACs **415p₀-415p₁₅**, **415n₀-415n₁₅** are actuated in succession. In both cases, any periodic effect in the conditioning current I_c (caused by the mismatching of the single-bit DACs **415p₀-415p₁₅**, **415n₀-415n₁₅**) is substantially limited. As a result, the power of the spurs near the carrier is strongly reduced.

[41] However, the concepts of an embodiment of the present invention are also applicable when the servo-DAC has another architecture or includes equivalent components; similar considerations apply if different thermometric representations

and/or scrambling algorithms are employed. Alternatively, the servo-DAC only includes a single path (either for the positive correction values or for the negative correction values), the two paths share some blocks (for example, the scrambler). Moreover, alternative techniques can be used to improve the linearity of the servo-DAC.

[42] More generally, an embodiment of the present invention proposes a fractional-type phase-locked loop circuit, which is used for synthesising an output signal multiplying a frequency of a reference signal by a fractional conversion factor. The circuit includes means for generating a modulation value. A feedback signal is generated dividing the frequency of the output signal by a dividing ratio; the dividing ratio is modulated according to the modulation value, in order to provide the conversion factor on the average. Means are further provided for generating a control signal, which is indicative of a phase difference between the reference signal and the feedback signal. The frequency of the output signal is controlled according to the control signal. The circuit also includes means for compensating a phase error caused by the modulation of the dividing ratio. In the solution of an embodiment of the invention, the means for compensating includes means for calculating an incremental value (indicative of an incremental phase error) according to the conversion factor and the modulation value. A correction value is calculated accumulating the incremental value. The control signal is then conditioned according to the correction value.

[43] The solution of an embodiment of the invention allows compensating the effects of the phase error (between the feedback signal and the reference signal) even in architectures wherein the value of the phase error is not available in any accumulator.

[44] As a consequence, the spurs caused by the phase error are strongly reduced.

[45] This result is achieved without giving up the improved shaping in the pattern of the dividing ratio, which is provided by sophisticated modulation techniques.

[46] The preferred embodiment of the invention described above offers further advantages.

[47] Particularly, the devised solution is specifically designed for a PLL implemented with a sigma-delta modulator of the second or higher order.

[48] Preferably, the modulator is of a multi-bit type.

[49] In both cases, the overall performance of the PLL is strongly improved.

5 **[50]** However, the solution of an embodiment of the present invention is also suitable to be implemented in a PLL including a sigma-delta modulator of the first order, a modulator that is not of the sigma-delta type, a single-bit modulator, or more generally any other equivalent means for modulating the dividing ratio.

10 **[51]** A suggested choice for calculating the correction value is to accumulate an incremental value calculated according to the proposed formula; the accumulated value is then scaled according to the modulus M and the conversion factor (for example, by MN).

[52] This implementation is very simple, but at the same time effective.

15 **[53]** Alternatively, the accumulated value is scaled further according to a mean value of the adjusting value K (i.e., dividing the accumulated value by $MN+M/2$), or the correct formula is applied also taking into account the current adjusting value K (and then dividing the accumulated value by $MN+K$).

[54] A way to further improve the solution is to convert the representation of the correction value into a thermometric code.

20 **[55]** The proposed feature allows generating the conditioning current with multiple DACs having a reduced resolution, and then an improved linearity.

[56] As a further enhancement, each DAC is of the single-bit type.

[57] In this way, the overall linearity of the servo-DAC is improved as much as possible.

25 **[58]** However, the solution according to an embodiment of the present invention is also suitable to be implemented using a thermometric code representing the correction value with non-binary digits (with corresponding DACs at more than two levels), or even without any conversion of the correction value.

[59] In a preferred embodiment of the invention, two sets of single-bit DACs are provided (a first one for positive correction values and a second one for negative correction values).

5 **[60]** The proposed structure makes it possible to exploit the above-mentioned advantages also in a PLL including a multi-bit modulator (wherein the phase error can be either positive or negative).

[61] Advantageously, the thermometric bits representing the correction value are scrambled.

10 **[62]** A devised solution strongly reduces any periodic effect in the conditioning current.

[63] A suggested choice for implementing the scrambling consists of using a random algorithm or a barrel shift algorithm.

[64] In both cases, the power of the spurs near the carrier is strongly reduced.

15 **[65]** However, the control logic of an embodiment of the present invention lends itself to be implemented with only one set of single-bit DACs (when the correction value is always positive or negative), with a different scrambling algorithm, or even without any scrambling of the thermometric bits of the correction value.

20 **[66]** Vice-versa, it should be noted that the proposed structure of the servo-DAC (with the conversion of the correction value into the thermometric representation, and possibly with the scrambling of the thermometric bits) is suitable to be used independently of the proposed compensation schema. For example, these additional features can be implemented (either alone or in combination) even in a PLL with a standard accumulator.

25 **[67]** The circuit **100** may be part of an electronic system, such as, for example, a computer system or wireless communication device.

[68] Naturally, in order to satisfy local and specific requirements, a person skilled in the art may apply to the solution described above many modifications and alterations all of which, however, are included within the scope of protection of an embodiment of the invention.